Job Description
Senior Analog IC Layout Engineer Experienced analog IC layout, Coarse geometry, 0.35um CMOS Experience in Cadence tools , ASSURA DRC LVS , PVS DRC LVS, and QRC Experience in Mentor Calibre Tools DRC LVS and Parasitic Extraction
Apply for This Position
Ready to take the next step? Click the button below to submit your application.
Submit Application