Job Description
4+ years of experience in Design verification
Experience in System Verilog and UVM
Experience in IP, So C level verification
Experience in Scripting, perl or python
Good debugging skills
Experience in System Verilog and UVM
Experience in IP, So C level verification
Experience in Scripting, perl or python
Good debugging skills
Apply for This Position
Ready to take the next step? Click the button below to submit your application.
Submit Application