Lead RTL & Microarchitecture Engineer | RISC-V | Barcelona

A leading technology company in Barcelona is looking for a Lead RTL / Microarchitecture Engineer to join their team. The ideal candidate will have over 8 years of experience in RTL or microarchitecture, a Bachelor's degree in computer science, and strong skills in Verilog and scripting. You will engage in advanced RISC-V design, focusing on processor pipeline, d-cache, i-cache, and custom memory controllers. This is a permanent position offering an exciting opportunity to work within high-tech design projects.
#J-18808-Ljbffr