Full-time Posted May 31, 2026
Apply Now

Job Description

Job Description: Senior Design Verification Engineer Role: Design Verification Experience: 5 years Employment Type: Full-time Role Overview We are looking for an experienced Design Verification (DV) Lead to lead verification activities for complex ASIC/SoC designs. The ideal candidate will be responsible for defining verification strategies, leading teams, and ensuring high-quality delivery across projects. Key Responsibilities Lead end-to-end functional verification for ASIC/SoC designs Define verification plans, methodologies, and coverage goals Architect and develop reusable, scalable verification environments Lead and mentor a team of verification engineers Drive testbench development using SystemVerilog, UVM Own functional, code, and assertion coverage closure Collaborate closely with design, DFT, and validation teams Review specifications, identify corner cases, and ensure robust verification Debug complex issues and drive resolution across teams Ensure adherence to schedules, qu...

Apply for This Position

Ready to take the next step? Click the button below to submit your application.

Submit Application